

Model Conformance Test Specification

V 1.1

Document History

Version	Datum	Author	Comments
Draft 01	01 / 2008	Marko Moch (CS_MMO) Christoph Wosnitza (CS_CW) Günter Kircher (CS_GK)	initial version
Draft 02	02 / 2008	Marko Moch (CS_MMO) Christoph Wosnitza (CS_CW) Günter Kircher (CS_GK)	<ul style="list-style-type: none"> - modifications according to new version of Transceiver Model Specification V1.0 - integration of comments regarding the clarification of the matching type of the simulation results and test execution estimation - fixing of minor errors regarding clarification, typo, additional graphics, etc.
Draft 03	03 / 2008	Marko Moch (CS_MMO) Christoph Wosnitza (CS_CW) Günter Kircher (CS_GK)	<ul style="list-style-type: none"> - changes based on reviews of Infineon, Freescale, DMOS, Renault - fixing of minor errors regarding clarification, typo, additional graphics, etc. fixing of minor errors regarding clarification, typo, additional graphics, etc.
Draft 04	05 / 2008	Marko Moch (CS_MMO)	- changes based on TelCo discussion 2008-04-21
V1.0	10 / 2008	Marko Moch (CS_MMO)	- transformation into GIFT/ICT document format
V1.1	12 / 2009	Marko Moch (CS_MMO)	- changes based on TelCo 2009-09-29, 2009-11-24 and Infineon Input

Model Conformance Test Specification	1
1 Introduction	5
1.1 Abstract	5
1.2 Aim	5
1.3 Structure	5
1.4 Terms and Abbreviations	5
2 Test Suite	6
2.1 Simulation Algorithms	6
2.2 Simulation Parameters	6
2.3 Test Suite Environment	6
3 Test Description	7
3.1 Basic Behaviour	7
3.1.1 Handling of different Functionalities	7
3.1.2 Test Topology	7
3.2 System Operational Vector Space	8
3.2.1 Circuit Configuration	8
3.2.1.1 Single Transceiver Circuit	8
3.2.1.2 Multi Transceiver Circuit	8
3.2.2 Parameter Set	10
3.2.3 Operating Mode	10
3.2.4 Communication / Stimuli	10
3.2.4.1 Constant Signal at TxD	10
3.2.4.2 Single Edge at TxD	11
3.2.4.3 Negative Pulse at TxD	12
3.2.4.4 Current Ramp between INH and V_{BAT}	12
3.2.4.5 Current Source at SPLIT	13
3.2.4.6 Dominant Pulse at Bus	13
3.2.4.7 Receiver Threshold Sequence	13
3.2.4.8 Wake Sequences by Semiconductor	14
3.2.4.9 Wake Ramp Sequence	14
3.2.4.10 Go-to-Sleep Sequence	15
3.2.4.11 Round Robin Communication at TxDs	15
3.2.4.12 Two Nodes Communication at TxDs	15
3.2.5 Ground Shift	16
3.2.5.1 Static Ground Shift	16
3.2.5.2 Dynamic Ground Shift	16
3.2.6 Failure	16
3.2.6.1 No Failure	16
3.2.6.2 Loss of Power	16
3.2.6.3 Loss of Ground	17
3.2.6.4 Short Circuit	17
3.2.6.5 Open Wire	17
4 Test Cases	18
4.1 Static Behaviour	19
4.1.1 Operational Mode State Checks	19
4.1.2 Power Supply Input Current Consumption	20
4.1.3 Transmitter Stage	21
4.1.3.1 Transmitter Output Voltages and Currents	21
4.1.3.2 Transmitter Short Circuit Output Current	22
4.1.4 Receiver Stage	23
4.1.4.1 Receiver Differential Threshold and Hysteresis Voltage	23
4.1.4.2 Receiver Input Resistance	24
4.1.5 Common Mode Stabilization Output	25
4.1.5.1 Split Output Voltage	25
4.1.6 Inhibit Output	26
4.1.6.1 Inhibit High Level Voltage Drop	26
4.1.7 Wake Up	27
4.1.7.1 Wake Up Threshold Voltage	27
4.1.7.2 Wake Up Input Current	28
4.2 Dynamic Behaviour	29
4.2.1 Propagation Delays	29
4.2.2 Wake Up	30

4.2.2.1	Wake Up via Bus	30
4.2.2.2	Wake Up via Pin	31
4.2.3	Go to Sleep	32
4.2.4	Signal Integrity	33
4.2.4.1	Signal Shape	33
4.2.4.2	Receiver max. Common Mode Offset	34
4.2.5	Signal Integrity (Multi Node Environment)	35
4.2.5.1	Signal Shape within Star Topology.....	35
4.2.6	Network State Transitions (Multi Node Environment).....	36
4.2.6.1	Sequential Wake Up	36
4.2.7	Ringing Behaviour (Multi Node Environment).....	37
4.3	Error Behaviour	38
4.3.1	TXD Dominant Time-Out	38
4.3.2	Undervoltage Detection Filter Time	39
4.3.3	Loss of Power (Multi Node Environment)	40
4.3.4	Loss of Ground (Multi Node Environment)	41
4.3.5	Short Circuit (Multi Node Environment)	42
4.3.6	Open Wire (Multi Node Environment).....	43
5	Appendix.....	44
5.1	Generic Constants.....	44
5.2	References	44
6	Contact	45

1 Introduction

1.1 Abstract

The permanent increasing demand of electronic systems and their networking, especially in the automotive and aircraft industry leads to very complex distributed systems built up from an increasing amount of vendors, semiconductors or OEMs. Complex distributed systems are hard and expensive to test and verify and have a negative affect on the time to market. A solution for this is modelling and simulation of these systems / topologies.

Real devices of a distributed system are checked against conformance test specifications to verify the desired operational behaviour. So there is a need for a model conformance test specification. The goal of model conformance testing is now, to ensure defined behaviour in investigations of these distributed systems / topologies and intend to reduce development costs and time to market and finally investigate the systems at worst case scenarios, which can't be met under normal testing circumstances. Another aspect of the model conformance test is to check for the interoperability of the different models from different suppliers regarding the interchangeability of the models within the test environments.

1.2 Aim

The Methods for this conformance test lead to the checking of the model behaviour against underlying protocol-specific transceiver specifications [1], data sheets, GIFT requirements and comparing the model behaviour against real device behaviour.

Further this specification is based on [2]. That means, it is restricted to highspeed-CAN transceivers only.

1.3 Structure

This document is organized into:

- the definition set of the test suite, defining constraints for the simulation process and test reports,
- the test description, forming the basic internals of each single test,
- the test cases, denoting all of the investigation types which are desired at the conformance test

1.4 Terms and Abbreviations

Term / Abbreviation	Meaning
OEM	Original Equipment Manufacturer
CAN	Controller Area Network
PCO	Points of Control and Observation
output level	voltage level at analogue and logical level at digital pins/ports

2 Test Suite

This chapter describes the requirements at the simulation process (with the used simulation algorithms and parameter setups) up to the point of a test report.

The test suite shall execute all test cases specified in chapter 4. However, this specification does not prescribe how the test suite has to be implemented in detail. The only restriction to the test suite is to have a summarized document presenting the correct response of each executed test case afterwards. Which type of document has to be created, is currently up to the customer.

2.1 Simulation Algorithms

The test suite with all of the test cases specified in chapter 4 has to be executed using the Newton-Raphson analog solver algorithm. The Newton-Raphson method is the standard numerical algorithm to solve nonlinear equations and systems of equations. It is an approximation algorithm for finding the roots of a function. Iterations of this method lead to more accurate results. A fix amount of iterations does not lead to identical accuracy in different cases or equations. Therefore the numerical accuracy has to be restricted to confine the error of the results – see next section.

2.2 Simulation Parameters

The goal behind defining limits for the simulation of the test suite is on the one hand, to deal with different simulation environments (with their specific simulation configuration capabilities) which can be used for test executions. On the other hand it aims at keeping the simulation results reproducible and comparable between different simulation runs at either between different simulation environments or at a single simulation environment.

The test suite has to be run with the following specific simulation parameters:

- overall error constraint value for simulation accuracy at 0.0005 (the value is actually based on simulation experience regarding simulation stability and accurate results at reasonable simulation run times)
- a fixed time stepping, with a maximum value of 250ps. Smaller values are possible to recognize ringing.
- no additional nor non common optimisation functionalities. That does not mean, that the test suite cannot run at specific non common optimisations of the simulation

Other simulation parameters not mentioned above have to remain at their default value and may not be altered due to different configuration sets at different simulation environments. The settings of these parameters have to be documented in the test report.

2.3 Test Suite Environment

With the Test Suite, test cases are executed and in the process, digital or analogue values being measured. To reach a certain level of comparability to real device measurements, all probes (no matter how they are implemented) measuring the analogue values have to reflect real probe behaviour with some level of abstraction. That means, input impedances (input resistance, input capacitance) of the probe models shall be implemented / simulated too.

3 Test Description

This chapter takes the detailed description, partitioning and grouping of the tests into account and therefore handles the basic behaviour of every test case and introduces a kind of a system operational vector space to define the limits and variations of each test case.

The general description of this specification introduces generic constants. These are highlighted throughout this document in a **red** color. Their values are stated in a table in the appendix of this document.

Pin names as specified in the document of the requirements on transceiver simulation models are highlighted throughout this document in a **green** color.

3.1 Basic Behaviour

3.1.1 Handling of different Functionalities

In the current revision of this specification, all of the current test cases are based on repeatedly found data context in an assortment of datasheets of CAN highspeed transceivers. But in fact, datasheets and their content may differ from each other. To handle this, the following behaviours are defined:

- If a transceiver implementation does not support some additional functionality (e.g. wake capabilities), the corresponding tests don't need to be executed. If executed, an info notice shall be documented in the test report with a description of the missing functionality.
- If a datasheet contains no values at specific data context (e.g. missing typical voltage), the corresponding test case for this specific value don't need to be executed. If executed, an info notice shall be documented in the test report with a description of the missing data value in the datasheet.

Furthermore it shall be clear that this test specification shall follow the requirements of the transceiver simulation model specification. Therefore each test case has at maximum up to three variants dealing with different implementation levels of the transceiver models (see chapter 3.6 in [2]).

3.1.2 Test Topology

The test topology can vary as well as the stimuli and the points of control and observation (PCO) in the various test cases. Which different kinds of test topologies and PCOs are needed for specific test cases is summarized as the System Operational Vector Space in the next chapter (3.2) and at the specific test case descriptions in chapter 4.

In order to investigate the transceivers in network topologies, sufficient transmission line models are required. Actually, there is no standardized transmission line model. Therefore the specific transmission line model provided by the used simulation environment has to be applied and its characteristics being documented in the test report.

3.2 System Operational Vector Space

The System Operational Vector Space (SOVS) defines the configuration set for all test case regarding

- the type of circuit,
- the type of abstract temperature modelling parameter,
- how the communication is organized and held between all of the transceivers in the test circuit,
- the type of the transceiver operational modes,
- the type of ground shift and
- different bus failure injections.

At specific test cases, parts of the configuration vector are to be varied, see below.

Circuit Configuration	constant
Parameter Set	variable
Communication	variable
Operating Mode	variable
Ground Shift	variable
Failure	constant

Figure 1: SOVS Variation

In the following sections, each element of the configuration vector is described in more detail. The configuration values are highlighted with a *blue* color.

3.2.1 Circuit Configuration

The test cases can be executed with several kinds of circuit configurations, which are constant during one test case.

At all circuit types, every transceiver model is embedded into an ECU node. All additional circuitry, which is transceiver-specific, goes here. All supplies are ideal without any capacitances the voltages are set to the normal / typical values stated in the corresponding datasheet.

3.2.1.1 Single Transceiver Circuit

This circuit configuration is a single transceiver circuit for thresholds and timing characteristics as specified in the datasheet.

Since the datasheets can differ between suppliers or base types of transceivers, the circuit specified in the datasheet has to be taken as the valid circuit configuration (the data values are guaranteed at this circuit by the supplier).

Configuration Value
<i>single_trx</i>

3.2.1.2 Multi Transceiver Circuit

This circuit configuration is a multinode transceiver circuit in a homogenous passive star environment with a total of 8 different stubs (see Figure 2). The stub lengths are defined in the table below Figure 2.




Figure 2: Star Topology with different stub lengths and same transceiver at every node

Stub Name	Length Value (metres)
IA	1.2
IB	2.0
IC	3.1
ID	4.5
IE	5.2
IF	5.9
IG	7.1
IH	8.1

The termination of the net is done by a single resistance (***r_star_term***) between the bus lines **CANH** and **CANL** at the hub. No additional termination circuitry gets applied at each of the transceiver/ECU.

Configuration Value
<i>star_topology</i>

3.2.2 Parameter Set

The parameter set describes the variation of the transceiver in its different behaviours at several abstract defined temperature areas, see [2]. Each test case shall be executed at each of the parameter set values unless specified otherwise.

Configuration Values
<i>low_temp</i>
<i>typical</i>
<i>high_temp</i>

3.2.3 Operating Mode

During a test case the transceiver operates in a specific mode. At test cases for checking static behaviour, the operating mode remains constant during the test case. If a specific test case needs to be run at several operating modes, the test case is executed more than once (regarding the operating mode) with a variation of the operating mode. At test cases for checking dynamic behaviour, the operating mode can vary at a single test case execution. The operating modes are applied at the digital *OPM0* and *OPM1* transceiver input pins. *OPM0* and *OPM1* are assumed as the standard identifiers for the mode control pins. If a transceiver implementation differs from this description, it has to be documented by the manufacturer. For detailed descriptions of the operating modes, see [1].

Configuration Values
<i>normal</i>
<i>low_power</i>
<i>mode_semiconductor</i>

If a test case requires a semiconductor- / device-dependent operating mode setup, the generic mode *mode_semiconductor* is used at the test case setup. The semiconductor has to specify in its application note for a device all implemented operating modes to use for the test case using the mode *mode_semiconductor*. More than one device dependent operating mode is allowed to be implemented and tested. The test case shall then be executed for all implemented operating modes of the device. Only *normal* is applicable to “Level 1” models. For the level implementations, see [2].

3.2.4 Communication / Stimuli

At every test case execution, some kind of communication is needed as stimulus at either the microcontroller pins or at the bus pins depending on the specific test case. While actively transmitting a signal from the transmitter input stage (*TxD*) to the bus lines, the operating mode of the transceiver shall be normal mode. Below are all valid stimuli variants, which are constant during one test case execution:

3.2.4.1 Constant Signal at TxD

The constant level means a constant signal level (constant voltage or corresponding logical level) at the transmitter input stage (*TxD*) at the transceiver resulting in a specific bus state (dominant or recessive). It is used during static behaviour investigations, especially for checks regarding voltage levels and current consumption at the bus pins or power supply pins. The exact voltage values for the two logical levels are determined from the datasheet. The time duration of this stimulus is $1 * t_{Bit}$.

Configuration Values
<i>tx_const_high</i>
<i>tx_const_low</i>

The *tx_const_high* value shall result in a recessive bus state and the *tx_const_low* value shall result in a dominant bus state, either if it is implemented digital or analogue. If the transceiver models are implemented as “Level 1” (see [2]), the stimulus graphs are the following:





Figure 3: Digital stimulus for *tx_const_high* on the left and *tx_const_low* on the right

If the transceiver models are implemented as “Level 2” or “Level 3” (see [2]), the stimulus graphs are the following:





Figure 4: Analog stimulus for *tx_const_high* on the left and *tx_const_low* on the right

3.2.4.2 Single Edge at TxD

The single edge means a single transition at the transmitter input stage (*TxD*) resulting in the corresponding bus state of either a dominant to recessive edge (*tx_rising_edge*) or a recessive to dominant edge (*tx_falling_edge*). This kind of communication is used to check dynamic characteristics such as propagation delays and other timings.

Configuration Values
<i>tx_rising_edge</i>
<i>tx_falling_edge</i>

If not specified otherwise, the dominant and recessive states before and after the transition last $1 \cdot t_{Bit}$ at each. If the transceiver models are implemented as “Level 1” (see [2]), the stimulus graphs are the following:





Figure 5: Digital stimulus for *tx_falling_edge* on the left and *tx_rising_edge* on the right

If the transceiver models are implemented as “Level 2” or “Level 3” (see [2]), the stimulus graphs are the following:





Figure 6: Analog stimulus for *tx_falling_edge* on the left and *tx_rising_edge* on the right

3.2.4.3 Negative Pulse at TxD

The negative pulse is a single bit transmission, that indicates two opposite consecutive single edges at the transmitter input stage (**TxD**) resulting in a recessive to dominant to recessive state change at the bus pins. Each state lasts $1 * t_{Bit}$

Configuration Values
<i>tx_neg_pulse</i>

If the transceiver models are implemented as “Level 1” (see [2]), the stimulus graphs are the following:




Figure 7: Digital stimulus for *tx_neg_pulse*

If the transceiver models are implemented as “Level 2” or “Level 3” (see [2]), the stimulus graphs are the following:




Figure 8: Analog stimulus for *tx_neg_pulse*

3.2.4.4 Current Ramp between INH and V_{BAT}

This stimulus type is used for measuring the high level voltage drop at the **INH** pin of the transceiver. Therefore a current source is connected between **INH** and **V_{BAT}** and the current of this source is ramped up starting from I_0 up to the value I_{INH} of the transceiver specific datasheet. At this stimulus, the **TxD** pin shall be held in recessive state (*tx_const_high*). The time duration of the stimulus is $1 * t_{Bit}$. This stimulus is not applicable to “Level 1” models, see [2].

Configuration Values
<i>inh_cur_ramp</i>




Figure 9: Current ramp

3.2.4.5 Current Source at SPLIT

This stimulus applies a current source at the **SPLIT** pin for measuring the Split output voltage according to ISO11898-5, see [1]. This stimulus can not be applied to “Level 1” and “Level 2” models which do not contain a split pin. This refers also to test cases using this stimulus.

Configuration Values
<i>split_cur_iso</i>

3.2.4.6 Dominant Pulse at Bus

The bus dominant pulse sequence applies a recessive to dominant to recessive state change at the bus lines with a time duration of the dominant state at $1 * t_{Bit}$. The time duration for the recessive states shall be at minimum $1 * t_{Bit}$, too. The operating mode of the transceiver shall be *receive_only*.

Configuration Values
<i>bus_dom_pulse</i>




Figure 10: Stimulus graph for the dominant pulse at the bus

3.2.4.7 Receiver Threshold Sequence

The receiver threshold sequence is a stimulus with a slow ramp at the bus pins from recessive to dominant and back to recessive with the maximum differential bus voltage at dominant state taken from [1]. It is used to measure the threshold voltages for the receiver to indicate “crossing points” at switching of logical levels and to measure the hysteresis voltage of the receiver.

Configuration Values
<i>bus_ramp</i>




Figure 11: Stimulus graph for the bus ramp at the bus

3.2.4.8 Wake Sequences by Semiconductor

The sequence to wake up a transceiver via bus or pin shall be described by an application note about the stimulus setup for the specific test case using these stimuli provided by the semiconductor. The starting operating mode of the transceiver shall be low power mode. Both of these stimuli can not be applied to “Level 1” models, see [2].

Configuration Values
<i>wbus_semiconductor</i>
<i>wpin_semiconductor</i>

3.2.4.9 Wake Ramp Sequence

The wake ramp sequence applies a stimulus at the wake pin for a local wake-up of the transceiver. The operating mode of the transceiver shall be low power mode. This stimulus can not be applied to “Level 1” models, see [2]. Depending on the device implementation, falling ramps, rising ramps or both are necessary for the operation at the WAKE pin.

Configuration Values
<i>wake_ramp</i>

The *wake_ramp* stimulus can be one of the following figures 12.1, 12.2 or 12.3. For the rising ramps the signal must start at zero volts and ends at battery supply voltage or the maximum allowed voltage according to the datasheet. For the falling ramp the signal starts at battery supply voltage or the maximum allowed voltage according to the datasheet and ends at zero volt. The time duration shall be 100ms.




Figure 12.1: Rising Ramp at WAKE pin




Figure 12.2: Falling Ramp at WAKE pin




Figure 12.3: Falling and Rising Ramp at WAKE pin

3.2.4.10 Go-to-Sleep Sequence

The go-to-sleep command applies a sequence of state changes at the mode control input pins *OPM0* and *OPM1* of the transceiver. These state changes depend on the device-dependent possible operating modes the transceiver was before the mode change. The beginning mode is held with a time duration of $1 \cdot t_{Bit}$ and after the go-to-sleep command, the mode is held with a time duration of $100 \cdot t_{Bit}$. This stimulus can not be applied to “Level 1” models, see [2].

Configuration Values
<i>goto_sleep</i>

3.2.4.11 Round Robin Communication at TxDs

At a multi transceiver topology setup a round robin communication with a single bit transmission can be used. The stimulus is applied at the transmitter input stages (*TXD*) at each transceiver within all topologies described in Ch. 3.2.1.2. The sending transceiver is in normal operating mode. While this communication type, every node sends an analog negative pulse, respectively a digital positive pulse, with a time duration of $1 \cdot t_{Bit}$ for each state of the pulse.

Configuration Values
<i>tx_round_robin</i>

If the transceiver models are implemented as “Level 1” (see [2]), the stimulus graphs are the following:




Figure 13: Digital Stimulus Sequence for each sending ECU

If the transceiver models are implemented as “Level 2” or “Level 3” (see [2]), the stimulus graphs are the following:




Figure 14: Analog Stimulus Sequence for each sending ECU

3.2.4.12 Two Nodes Communication at TxDs

This communication type is a reduced version of the round robin communication at test cases with the circuit configuration *star_topology*, where only node 1 and node 8 are sending a dominant bit to the bus.

Configuration Values
<i>tx_two_nodes</i>

3.2.5 Ground Shift

The test cases should be executed with several kinds of shifting the ground voltage value, which are constant during one test case:

Configuration Values
<i>none</i>

The configuration value above indicates a ground shift of 0V and therefore being the normal case without ground shift.

3.2.5.1 Static Ground Shift

With a static shift of the ground, the voltage level is shifted within a defined voltage range. The ground shift range is fixed to +5V to -5V. Only the corner cases at +5V and -5V are checked.

Configuration Values
<i>static</i>

A test case will be executed three times (-5V up to +5V in 5V steps) regarding static ground shift variation, where each static ground shift values gets applied at only one test execution.

3.2.5.2 Dynamic Ground Shift

The dynamic variation of ground shift means a variation of the voltage level at one test case execution. For further information of the dynamic ground shift sequence, see chapter 3.4 at [2].

Configuration Values
<i>dynamic</i>

3.2.6 Failure

From a certain point of view, every test case is executed with a specific failure injection to check the behaviour of transceiver at non-normal network conditions. With this, a “no failure” can be treated as just one kind of failure. The failure injection type remains constant during one test case.

3.2.6.1 No Failure

At this failure type, no special failure injection is applied at the bus lines.

Configuration Values
<i>none</i>

3.2.6.2 Loss of Power

At loss of power, the power supplies are set to ground after a normal state.

Configuration Values
<i>loss_power</i>

After the falling edge for the power supply voltage drop is applied, the low power is held with a time duration of $10 \cdot t_{Bit}$, see figure 15 below.




Figure 15: Power Supply Voltage Drop

3.2.6.3 Loss of Ground

At loss of ground, ground is set to the supply voltage level after a normal state.

Configuration Values
<i>loss_ground</i>

After the rising edge at the **GND** pin, the high voltage level is held with a time duration of $10 \cdot t_{Bit}$, see figure 16 below.




Figure 16: Loss of Ground Application

3.2.6.4 Short Circuit

At short circuit failure injection, there are 3 general types of short circuit connections. The first short circuit connection is between **CANH** and **CANL**, the second connects **CANH** to either ground or power supply and the third connects **CANL** to either ground or power supply (V_{BAT}). The shorts at the bus pins are located directly after any additional circuitry (like termination and stability network) at each stub of the network if present, else directly at the bus pins of the transceiver. Therefore a test case with a short circuit failure injection is going to be executed five times (regarding the short circuit types).

Configuration Values
<i>canh_to_canl</i>
<i>canh_to_gnd</i>
<i>canh_to_pwr</i>
<i>canl_to_gnd</i>
<i>canl_to_pwr</i>


3.2.6.5 Open Wire

At open wire failure injection, there are 2 types of open wire conditions. The first open wire is applied at **CANH** and the second is applied to **CANL**. Open wires at both bus lines at a time won't be considered. Therefore a test case with open wire failure injection is going to be executed two times (regarding the open wire types). The open wire condition is modelled as a high-ohmic resistor with the value $r_{openwire}$ and is located directly after any additional circuitry (like termination and stability network) at each stub of the network if present, else directly at the bus pins of the transceiver.

Configuration Values
<i>canh_open</i>
<i>canl_open</i>


4 Test Cases

In this chapter, all upcoming test cases for the model conformance test are specified. An example is given below, how every test case description is organized.


Description	<p>A short description of the purpose of the test case is given here.</p> <p>A bold marked matching type of the simulation results is also stated here for clarification.</p> <p>A bold marked application level gives information about to which level implementation of the transceiver model the specific test case is applied.</p>
Setup	<p>The SOVS configuration setup for the test circuit is given here. Setup variations are highlighted with orange color.</p>
Execution	<p>The first note here describes the total sum of test case executions due to setup variations and how many nodes being stimulated to give the test implementer a first impression of time estimation for the specific test case.</p> <p>Optional conditions may also appear in this cell, e.g. only specific communications at specific operating modes.</p> <p>As the third part of the test case execution, the test steps are described dealing with the setup being applied and what is observed and measured at each execution etc.</p> <p>The last part shows a formal picture of the peripheral test case setup with its control and observation points, like the figure below with all possible combination lines.</p> 
Response	<p>In this response cell, a description is given about what is expected as the result, e.g. comparison with real measurements or datasheet values etc.</p>
Reference	<p>This cell links to the chapter in the requirement specification for transceiver simulation models the test case deals with.</p>

4.1 Static Behaviour

4.1.1 Operational Mode State Checks


<p>Description</p>	<p>This test shall ensure that the output levels at the transceiver pins <i>INH</i>, <i>RXD</i>, <i>SPLIT</i> (if applicable at the investigated model) and additionally implemented diagnostic outputs (at level 3 model implementations) are fulfilling the datasheet of the real device and follow the requirements of the transceiver model specification.</p> <p>Matching Type: Datasheet Application Level: 2, 3</p>
<p>Setup</p>	<p>Circuit Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal low_power mode_semiconductor</i> Communication: <i>tx_const_high tx_falling_edge</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
<p>Execution</p>	<p>The variation of the parameter set, operating mode and communication result into a sum of 3 test executions per operating mode (see Conditions below).</p> <p>Conditions:</p> <ul style="list-style-type: none"> - at low power modes, the communication is <i>tx_const_high</i> - at normal modes, the communication is <i>tx_falling_edge</i> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the output levels are observed at <i>INH</i>, <i>RXD</i> and <i>SPLIT</i> pins and at level 3 models additional diagnostic pins 
<p>Response</p>	<p>The output levels at the <i>INH</i>, <i>RXD</i> and <i>SPLIT</i> pins shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device. The output level of digital diagnostic output pins of shall indicate no error.</p>
<p>Reference</p>	<p>3.3, 3.4</p>

4.1.2 Power Supply Input Current Consumption

Description	<p>This test shall ensure that the current consumption at the power supply input pin(s) at different transceiver operating modes are fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification.</p> <p>Matching Type: Datasheet Application Level: 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal low_power mode_semiconductor</i> Communication: <i>tx_const_high tx_falling_edge</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set, operating mode and communication result into a sum of 3 test executions per operating mode (see Conditions below).</p> <p>Conditions:</p> <ul style="list-style-type: none"> - at low power modes, the communication is <i>tx_const_high</i> - at normal power modes, the communication is <i>tx_falling_edge</i> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the current is observed at the existing power supply input pin(s) of the transceiver 
Response	<p>The input currents at the power supply pin(s) V_{CC} (V_{BAT}, V_{IO}) shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	3.3, 3.4

4.1.3 Transmitter Stage

4.1.3.1 Transmitter Output Voltages and Currents


Description	<p>This test shall ensure that the output voltage, output current at and the differential voltage between the bus pins <i>CANH</i> and <i>CANL</i> at different communication input levels are fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification.</p> <p>Matching Type: Datasheet Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal</i> Communication: <i>tx_const_high tx_const_low</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set and communication result into a total sum of 6 test executions (see Conditions below).</p> <p>Conditions:</p> <ul style="list-style-type: none"> - at communication type <i>tx_const_high</i>, no load at the bus <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the voltage and current is observed at the bus pins <i>CANH / CANL</i> and the differential voltage between the bus pins <i>CANH</i> and <i>CANL</i> of the transceiver 
Response	<p>The output voltage, output current at and the differential voltage between the bus pins <i>CANH</i> and <i>CANL</i> shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	3.3, 3.4

4.1.3.2 Transmitter Short Circuit Output Current


<p>Description</p>	<p>This test shall ensure that the output current consumption at a short circuit condition at the bus lines <i>CANH</i> and <i>CANL</i> are fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification.</p> <p>Matching Type: Datasheet Application Level: 1, 2, 3</p>
<p>Setup</p>	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal</i> Communication: <i>tx_const_low</i> Ground Shift: <i>none</i> Failure: <i>canh_to_gnd canl_to_pwr</i></p>
<p>Execution</p>	<p>The variation of the parameter set and failure result into a total sum of test 6 executions.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the current is observed at the shortened bus pin <i>CANH</i> or <i>CANL</i> of the transceiver
<p>Response</p>	<p>The output currents at the shortened bus pins <i>CANH</i> and <i>CANL</i> shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
<p>Reference</p>	<p>3.3, 3.4</p>

4.1.4 Receiver Stage

4.1.4.1 Receiver Differential Threshold and Hysteresis Voltage


Description	<p>This test shall ensure that the differential threshold voltage for indicating a dominant / recessive bus state between the bus pins <i>CANH</i> and <i>CANL</i> and the differential receiver hysteresis voltage is fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification. The operating mode setup follows the device-dependent application notes for this test case by the semiconductor at model level 2 and 3.</p> <p>Matching Type: Datasheet Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal mode_semiconductor</i> Communication: <i>bus_ramp</i> Ground Shift: <i>static</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set, operating mode and ground shift result into a sum of 9 test executions per implemented and applied operating mode and static ground shift.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the analog and digital quantities are observed as described by the semiconductors application notes regarding this test case. - the minimum wake-up time via bus is measured according to the description of the semiconductors application notes regarding this test case. 
Response	<p>The differential threshold voltage between the bus pins <i>CANH</i> and <i>CANL</i> and the computed differential receiver hysteresis voltage shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	<p>3.3, 3.4</p>

4.1.4.2 Receiver Input Resistance

Description	<p>This test shall ensure that the receiver input resistances at the bus pins are fulfilling the datasheet of the real device and follow the requirements of the transceiver model specification.</p> <p>Matching Type: Datasheet Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal low_power</i> Communication: <i>tx_const_high</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set result into a sum of 3 test executions per operating mode.</p> <p>Conditions:</p> <ul style="list-style-type: none"> - at model level 1, only the operating mode <i>normal</i> is applicable to this test case <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the input resistance is measured according to ISO11898 methods at the bus pins <i>CANH</i> and <i>CANL</i>. 
Response	<p>The receiver input resistances at the bus pins <i>CANH</i> and <i>CANL</i> shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	3.3


4.1.5 Common Mode Stabilization Output

4.1.5.1 Split Output Voltage

Description	<p>This test shall ensure that the output voltage in loaded condition (see ISO11898-5) at the <i>SPLIT</i> pin is fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification. If no split pin is available at the investigated device, this test case must not be executed.</p> <p>Matching Type: Datasheet Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal</i> Communication: <i>split_cur_iso</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set result into a total sum of 3 test executions.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the output voltage is observed at the <i>SPLIT</i> pin of the transceiver according to ISO11898-5 (adjusted I_{SPLIT} within $-500\mu A$ to $500\mu A$) 
Response	<p>The output voltage at the <i>SPLIT</i> pin shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	3.3

4.1.6 Inhibit Output

4.1.6.1 Inhibit High Level Voltage Drop


Description	<p>This test shall ensure that the voltage drop at the <i>INH</i> pin is fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification.</p> <p>Matching Type: Datasheet Application Level: 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal</i> Communication: <i>inh_cur_ramp</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set result into a total sum of 3 test executions.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the output voltage is observed at the <i>INH</i> pin of the transceiver the difference between the battery supply voltage and the output voltage at <i>INH</i> marks the desired voltage drop value 
Response	<p>The voltage drop at the <i>INH</i> pin shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	<p>3.3, 3.4</p>

4.1.7 Wake Up

4.1.7.1 Wake Up Threshold Voltage


Description	<p>This test shall ensure that the voltage threshold at the <i>WAKE</i> pin is fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification. The operating mode setup follows the device-dependent application notes for this test case by the semiconductor.</p> <p>Matching Type: Datasheet Application Level: 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>mode_semiconductor</i> Communication: <i>wake_ramp</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set result into a device-dependent minimum power of 3 test executions.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the voltage is observed at the <i>WAKE</i> pin and the power supply pins of the transceiver <p>The wake-up threshold voltage marks the difference between the voltage at the power supply pin stated in the datasheet and the voltage at the <i>WAKE</i> pin</p>
Response	<p>The wake-up threshold voltage between the datasheet-given power supply pin and the <i>WAKE</i> pin shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	3.3, 3.4

4.1.7.2 Wake Up Input Current

Description	<p>This test shall ensure that the input current at the <i>WAKE</i> pin at different logical levels is fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification.</p> <p>Matching Type: Datasheet Application Level: 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal</i> Communication: <i>wake_ramp</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set result into a total sum of 6 test executions.</p> <p>Conditions:</p> <ul style="list-style-type: none"> - for the voltages to apply at logical high or low level at <i>WAKE</i> pin, see the given values in the datasheet <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the input current is observed at the <i>WAKE</i> pin of the transceiver at the datasheet-given voltage levels for indicating logical high or logical low level at the <i>WAKE</i> pin 
Response	<p>The input currents at the <i>WAKE</i> pin shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	<p>3.3, 3.4</p>


4.2 Dynamic Behaviour

4.2.1 Propagation Delays

Description	<p>This test shall ensure that the propagation delays between the <i>TxD</i>, Bus and <i>RxD</i> pins are fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification.</p> <p>Matching Type: Datasheet Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal</i> Communication: <i>tx_neg_pulse</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set result into a total sum of 3 test executions.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the in- and output levels are observed at the <i>TxD</i>, Bus and <i>RxD</i> pins of the transceiver - the delays are measured between the rising / falling edges between: <ul style="list-style-type: none"> <i>TxD</i> to Bus Bus to <i>RxD</i> <i>TxD</i> to <i>RxD</i> <p>the thresholds for the logical levels are taken from the datasheet.</p> 
Response	<p>The propagation delays between <i>TxD</i>, Bus and <i>RxD</i> pins shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	<p>3.4</p>

4.2.2 Wake Up


4.2.2.1 Wake Up via Bus

Description	<p>This test shall ensure that the minimum wake up detection time via bus pins is fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification. The operating mode and communication / stimulus setup follows the device-dependent application notes for this test case by the semiconductor.</p> <p>Matching Type: Datasheet Application Level: 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>mode_semiconductor</i> Communication: <i>wbus_semiconductor</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set result into a device-dependent minimum power of 3 test executions.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the analog and digital quantities are observed as described by the semiconductors application notes regarding this test case. - the minimum wake-up time via bus is measured according to the description of the semiconductors application notes regarding this test case. <p>The setup picture below shows schematically only an example for the device-dependent communication / stimulus setup.</p> 
Response	<p>The minimum wake-up detection time via bus shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	<p>3.4</p>

4.2.2.2 Wake Up via Pin


<p>Description</p>	<p>This test shall ensure that the minimum wake up detection time via <i>WAKE</i> pin is fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification. The operating mode and communication / stimulus setup follows the device-dependent application notes for this test case by the semiconductor.</p> <p>Matching Type: Datasheet Application Level: 2, 3</p>
<p>Setup</p>	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>mode_semiconductor</i> Communication: <i>wpin_semiconductor</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
<p>Execution</p>	<p>The variation of the parameter set result into a device-dependent minimum power of 3 test executions.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 3 nested parameter variations - at each execution, the analog and digital quantities are observed as described by the semiconductors application notes regarding this test case. - the minimum wake-up time via bus is measured according to the description of the semiconductors application notes regarding this test case. <p>The setup picture below shows schematically only an example for the device-dependent communication / stimulus setup.</p>
<p>Response</p>	<p>The minimum wake-up detection time via <i>WAKE</i> pin shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
<p>Reference</p>	<p>3.4</p>

4.2.3 Go to Sleep


Description	<p>This test shall ensure that the transceiver model switches into low power mode after the minimum hold time set of the go-to-sleep command at the mode control input pins with the prescribed values in the datasheet of the real device and follows the requirements of the transceiver model specification.</p> <p>Matching Type: Datasheet Application Level: 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal low_power mode_semiconductor</i> Communication: <i>goto_sleep</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set and operating mode result into a sum of 3 test executions per operating mode.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the voltage is observed at the <i>INH</i> pin of the transceiver - the time difference between the go-to-sleep command via <i>OPM0</i> and <i>OPM1</i> pins and the deactivation transition at the <i>INH</i> pin (pulled down to ground) marks the minimum hold time for go-to-sleep. The thresholds for the logical levels are taken from the datasheet. 
Response	<p>The minimum hold time for go to sleep command shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	<p>3.4</p>

4.2.4 Signal Integrity

4.2.4.1 Signal Shape


Description	<p>This test checks the signal shape of the transmitter output stage, with its rise and fall times between bus state transitions and that these can be compared with real measurements to verify a correct mapping from the real device to the model.</p> <p>Matching Type: Real Device Measurement Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>typical</i> Operating Mode: <i>normal</i> Communication: <i>tx_neg_pulse</i> Ground Shift: <i>static dynamic</i> Failure: <i>none</i></p>
Execution	<p>The variation of the ground shift result into a total sum of 4 (3 different static values) executions.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the voltage is observed between the bus pins <i>CANH / CANL</i> of the transceiver - the rise and fall times of the bus state transitions are measured with the logical level thresholds taken from the datasheet 
Response	<p>The rise and fall times at the bus pins <i>CANH / CANL</i> compared with real measurements shall converge.</p>
Reference	<p>3.4</p>

4.2.4.2 Receiver max. Common Mode Offset

Description	<p>This test checks at which offset at the common mode operation, due to ground shift variations, the receiver recognizes the right data applied at the bus. It also checks if the observed behaviour corresponds to the behaviour in a real device measurement.</p> <p>Matching Type: Real Device Measurement Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>typical</i> Operating Mode: <i>normal</i> Communication: <i>bus_dom_pulse</i> Ground Shift: <i>static dynamic</i> Failure: <i>none</i></p>
Execution	<p>The variation of the ground shift result into a total sum of 4 (3 different static values) test executions.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the in- and output levels are observed at the <i>RxD</i> pin and at the bus pins <i>CANH / CANL</i> of the transceiver - the rise and fall times of the bus and <i>RxD</i> state transitions are measured with the logical level thresholds taken from the datasheet - the logical level between the <i>RxD</i> pin and the logical level taken by the difference between <i>CANH / CANL</i> pins is compared 
Response	<p>The compared logical levels and the voltages between the <i>RxD</i> and <i>CANH / CANL</i> pins shall converge with real device measurements.</p>
Reference	<p>3.4</p>


4.2.5 Signal Integrity (Multi Node Environment)

4.2.5.1 Signal Shape within Star Topology


Description	<p>This test checks the signal shape of the transceiver in a multinode environment with ground shift variations, the receiver recognizes the right data applied at the bus. It also checks if the observed behaviour corresponds to the behaviour in a real device measurement.</p> <p>Matching Type: Real Device Measurement Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>star_topology</i> Parameter Set: <i>typical</i> Operating Mode: <i>normal</i> Communication: <i>tx_round_robin</i> Ground Shift: <i>static dynamic</i> Failure: <i>none</i></p>
Execution	<p>The variation of the ground shift result into a total sum of 4 (3 different static values) test executions with all 8 nodes being stimulated.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the voltage is observed at the <i>RxD</i> and <i>SPLIT</i> pins and at the bus pins <i>CANH / CANL</i> of all transceivers in the topology - the logical level between the <i>RxD</i> pin and the difference between <i>CANH / CANL</i> pins is compared from each transceiver <p>The setup picture below shows schematically only one node of the given topology. The test circuit from the setup picture is applied to all nodes in the topology.</p> 
Response	<p>The measured signal shapes at the bus pins <i>CANH / CANL</i> at each transceiver in the topology shall converge with the signal shapes of the real measurement.</p>
Reference	<p>3.4</p>

4.2.6 Network State Transitions (Multi Node Environment)

4.2.6.1 Sequential Wake Up


Description	<p>This test shall ensure proper operation of all of the transceivers in the topology according to the datasheet requirements of the transceiver and transceiver model specification. In this case, one node gets waked up via <i>WAKE</i> pin and sends a dominant bit to the bus to wake up the others nodes via bus.</p> <p>Matching Type: Datasheet Application Level: 2, 3</p>
Setup	<p>System Configuration: <i>star_topology</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>low_power mode_semiconductor</i> Communication: <i>tx_two_nodes</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set result into a sum of 3 test executions per operating mode with 2 nodes being stimulated.</p> <p>Conditions:</p> <ul style="list-style-type: none"> - the <i>tx_two_nodes</i> communication starts after node 8 had been woken up via pin, the others are waked up via the sent dominant bit at the bus of the already woken up transceiver. - at this test case, the implemented <i>mode_semiconductor</i> operating modes shall be equivalent to (additional) low power modes. <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the in- and output levels are observed at the <i>INH</i> and <i>RxD</i> pins of all transceivers in the topology and the bus lines <i>CANH / CANL</i> <p>The setup picture below shows schematically only one node of the given topology. The test circuit from the setup picture is applied to all nodes in the topology, except the stimulus application.</p> 
Response	<p>The voltages and logical levels at all <i>INH</i> and <i>RxD</i> pins shall indicate correct functionality according to the transceiver specification. That means every transceiver shall receive all of the sent dominant bits and the first dominant bit being used to wake up, except the transceiver being woke up via <i>WAKE</i> pin.</p>
Reference	3.4

4.2.7 Ringing Behaviour (Multi Node Environment)


Description	<p>This test shall ensure that the ringing behaviour of the transceiver within a topology can be observed and compared against real device / topology measurements.</p> <p>Matching Type: Real Device Measurement Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>star_topology</i> Parameter Set: <i>typical</i> Operating Mode: <i>normal</i> Communication: <i>tx_round_robin</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>No variation of the setup results into 1 test execution with all 8 nodes being stimulated.</p> <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the output level is observed at the <i>RxD</i> pin of all the transceivers in the topology. <p>The setup picture below shows schematically only one node of the given topology. The test circuit from the setup picture is applied to all nodes in the topology.</p> 
Response	<p>An informational result shall be included in the documentation.</p>
Reference	<p>3.4</p>

4.3 Error Behaviour


4.3.1 TXD Dominant Time-Out

Description	<p>This test shall ensure that the <i>TxD</i> dominant time-out diagnosis value is fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification. In this case, the <i>TxD</i> pin is stimulated with a very long timed dominant state to indicate the erroneous behaviour.</p> <p>Matching Type: Datasheet Application Level: 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal</i> Communication: <i>tx_falling_edge</i> Ground Shift: <i>none</i> Failure: <i>none</i></p>
Execution	<p>The variation of the parameter set result into a total sum of 3 test executions.</p> <p>Conditions:</p> <ul style="list-style-type: none"> - after the falling edge, the low voltage level at <i>TxD</i> is held for minimum $1000 \cdot t_{Bit}$ <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the voltage is observed at the bus pins <i>CANH / CANL</i> of the transceiver - the measured time difference between the falling edge at <i>TxD</i> and the bus state change into a non-dominant state marks the <i>TxD</i> dominant time-out value. If diagnostic output pins are implemented, they shall be observed, too. 
Response	<p>The <i>TxD</i> dominant time-out value of shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device. The bus state shall change to non-dominant state after the time-out. If diagnostic outputs are implemented, these have to reflect the states described in the datasheet for this type of error.</p>
Reference	3.4


4.3.2 Undervoltage Detection Filter Time

Description	<p>This test shall ensure that the filter time for the undervoltage detection at the power supply input pin(s) is fulfilling the datasheet of the real device and follows the requirements of the transceiver model specification.</p> <p>In this case, the supply voltages are set to the voltage level of the <i>GND</i> pin of the transceiver to indicate the undervoltage drop as a kind of loss of power failure.</p> <p>Matching Type: Datasheet Application Level: 2, 3</p>
Setup	<p>System Configuration: <i>single_trx</i> Parameter Set: <i>low_temp typical high_temp</i> Operating Mode: <i>normal</i> Communication: <i>tx_const_high</i> Ground Shift: <i>none</i> Failure: <i>loss_power</i></p>
Execution	<p>The variation of the parameter set and operating mode result into a sum of 3 test executions for each power supply pin.</p> <p>Conditions:</p> <ul style="list-style-type: none"> - the <i>loss_power</i> error is applied at each power supply pin at a time. <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the voltages are observed at the power supply pin (where the voltage drop gets applied per loss of power failure application) and at bus pins <i>CANH / CANL</i> of the transceiver. When the transceiver switches internally into low power mode after the undervoltage detection, the bus state should change to high-ohmic / floating. The difference between the supply voltage drop and the change of the bus state marks the undervoltage detection filter time. 
Response	<p>The measured undervoltage detection filter time shall match exactly or lay within the limits of the given values in the corresponding datasheet of the transceiver device.</p>
Reference	<p>3.4</p>


4.3.3 Loss of Power (Multi Node Environment)

Description	<p>This test shall ensure the correct functional behaviour when power supply of a transceiver gets lost versus real device measurement. In this special case the supply voltages are set to ground connection.</p> <p>Matching Type: Real Device Measurement Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>star_topology</i> Parameter Set: <i>typical</i> Operating Mode: <i>normal</i> Communication: <i>tx_two_nodes</i> Ground Shift: <i>none</i> Failure: <i>loss_power</i></p>
Execution	<p>No variation of the setup result into 1 test execution with 2 nodes being stimulated.</p> <p>Conditions: - only node 8 gets all of its power supplies lost</p> <p>Steps: - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the power supplies are set to the voltage level of the <i>GND</i> pin. The voltage is observed at the <i>SPLIT</i> pin and bus lines <i>CANH / CANL</i>. The input impedance at the bus pins <i>CANH / CANL</i> at the node with lost power being measured according to ISO11898 methods for measuring impedances.</p> <p>The setup picture below shows schematically only one node of the given topology. The test circuit from the setup picture is applied to all nodes in the topology, except the stimulus and failure application.</p> 
Response	<p>The input impedance and signal levels at the <i>SPLIT</i> pin and bus lines <i>CANH / CANL</i> shall reflect the behaviour of the real device. If diagnostic outputs are implemented (level 3 model implementation), these have to reflect the states described in the datasheet for this type of error.</p>
Reference	3.4


4.3.4 Loss of Ground (Multi Node Environment)

Description	<p>This test shall ensure the correct functional behaviour of the transceiver if its ground connection gets lost versus real device measurement. In this special case, the ground connection is set to the supply voltage set value.</p> <p>Matching Type: Real Device Measurement Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>star_topology</i> Parameter Set: <i>typical</i> Operating Mode: <i>normal</i> Communication: <i>tx_two_nodes</i> Ground Shift: <i>none</i> Failure: <i>loss_ground</i></p>
Execution	<p>No variation of the setup result into 1 test execution with 2 nodes being stimulated.</p> <p>Conditions:</p> <ul style="list-style-type: none"> - Only at node 8 the loss of ground error is getting applied <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the voltages at <i>GND</i> pin and all power supply pins except the battery supply pin are set to the battery supply voltage level of the <i>V_{BAT}</i> pin. the voltage is observed at the <i>SPLIT</i> pin and the bus lines <i>CANH / CANL</i>. The impedance of the bus lines <i>CANH / CANL</i> being measured according to ISO11898 methods for measuring impedances. <p>The setup picture below shows schematically only one node of the given topology. The test circuit from the setup picture is applied to all nodes in the topology, except the stimulus and failure application.</p> 
Response	<p>The input impedance and signal levels at the <i>SPLIT</i> pin and the bus lines <i>CANH / CANL</i> shall reflect the behaviour of the real device. If diagnostic outputs are implemented (level 3 model implementation), these have to reflect the states described in the datasheet for this type of error.</p>
Reference	3.4

4.3.5 Short Circuit (Multi Node Environment)

<p>Description</p>	<p>This test shall ensure the correct functional behaviour of the transceivers in the topology when short circuit condition arises at the bus lines. In this case, one transmission line wire is shortened at a time at either ground, power supply or the other transmission line wire in the topology and the communication between the nodes is getting checked.</p> <p>Matching Type: Real Device Measurement Application Level: 1, 2, 3</p>
<p>Setup</p>	<p>System Configuration: <i>star_topology</i> Parameter Set: <i>typical</i> Operating Mode: <i>normal</i> Communication: <i>tx_two_nodes</i> Ground Shift: <i>none</i> Failure: <i>canh_to_canl canh_to_gnd canh_to_pwr canl_to_gnd canl_to_pwr</i></p>
<p>Execution</p>	<p>The variation of the parameter set and failure result into a total sum of 5 test executions with 2 nodes being stimulated.</p> <p>Conditions:</p> <ul style="list-style-type: none"> - Only at node 8 the short circuit error is getting applied <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 1 nested parameter variations - at each execution, the output level is observed at the <i>RxD</i> at all transceivers in the topology <p>The setup picture below shows schematically only one node of the given topology. The test circuit from the setup picture is applied to all nodes in the topology, except the stimulus and failure application.</p> 
<p>Response</p>	<p>The signal level at the <i>RxD</i> pins shall reflect the behaviour of the real device. If diagnostic outputs are implemented (level 3 model implementation), these have to reflect the states described in the data-sheet for this type of error.</p>
<p>Reference</p>	<p>3.4</p>

4.3.6 Open Wire (Multi Node Environment)

Description	<p>This test shall ensure the correct functional behaviour of the transceivers in the topology when one of the bus lines is opened.</p> <p>In this case, a wire at one node in the topology is opened and the communication between the nodes is getting checked.</p> <p>Matching Type: Real Device Measurement Application Level: 1, 2, 3</p>
Setup	<p>System Configuration: <i>star_topology</i> Parameter Set: <i>typical</i> Operating Mode: <i>normal</i> Communication: <i>tx_two_nodes</i> Ground Shift: <i>none</i> Failure: <i>canh_open canl_open</i></p>
Execution	<p>The variation of the parameter set and failure result into a total sum of 2 test executions with 2 nodes being stimulated.</p> <p>Conditions:</p> <ul style="list-style-type: none"> - Only at node 8 the open wire error is getting applied <p>Steps:</p> <ul style="list-style-type: none"> - the system is set to the initial state specified by the setup above - the setup variations are executed in 2 nested parameter variations - at each execution, the output level is observed at the <i>RxD</i> pin at all transceivers in the topology <p>The setup picture below shows schematically only one node of the given topology. The test circuit from the setup picture is applied to all nodes in the topology, except the stimulus and failure application.</p> 
Response	<p>The signal level at the <i>RxD</i> pin shall reflect the behaviour of the real device. If diagnostic outputs are implemented (level 3 model implementation), these have to reflect the states described in the data-sheet for this type of error.</p>
Reference	3.4

5 Appendix

5.1 Generic Constants

Generic Name	Generic Value
t_{Bit}	2 μ s
t_{rise}	15 ns
t_{fall}	15 ns
r_{star_term}	60 Ω
$r_{openwire}$	1 t Ω
t_{Ramp}	1000 * t_{UVdet}
t_{UVdet}	see datasheet for undervoltage detection filter time
I_0	0 μ A
I_{INH}	see datasheet of the transceiver

5.2 References

- [1] **Controller area network,**
- *Data link layer and physical signalling*
International Standard, ISO 11898-1, 2003-12
 - *High-speed medium access unit*
International Standard, ISO 11898-2, 2003-11
 - *High-speed medium access unit with low-power mode*
International Standard, ISO 11898-5, 2007-06
- [2] **Requirement Specification for Transceiver Simulation Models,**
Transceiver Model Specification V1.1
GIFT/ICT, 2010-02

6 Contact

C&S Group GmbH
Topology Quality Assurance

Am Exer 19c
D-38302 Wolfenbuettel
Phone: +49 5331 90555 - 100
Fax: +49 5331 90555 - 110

eMail: topqa@cs-group.de
www.cs-group.de